

February 1988

MM54C74/MM74C74 Dual D Flip-Flop

General Description

The MM54C74/MM74C74 dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Each flipflop has independent data, preset, clear and clock inputs and Q and $\overline{\mathbf{Q}}$ outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input.

Features

- Supply voltage range
- Tenth power TTL compatible
- High noise immunity

Drive 2 LPT²L loads $0.45\ V_{CC}\ (typ.)$

3V to 15V


- Low power
- Medium speed operation

50 nW (typ.) 10 MHz (typ.) with 10V supply

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial electronics
- Remote metering
- Computers

Logic Diagram




Truth Table

Preset	Clear	Qn	$\overline{\mathbf{Q}}_{n}$
0	0	0	0
0	1	1	0
1	0	0	1
1	1	*Qn	∗Q _n

*No change in output from previous state.

Order Number MM54C74 or MM74C74

Connection Diagram



Top View Note: A logic "0" on clear sets Q to logic "0" A logic "0" on preset sets Q to logic "1".

© 1995 National Semiconductor Corporation

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin (Note 1) -0.3V to $V_{CC} + 0.3$ V

Operating Temperature Range MM54C74

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Power Dissipation

V_{CC}(Max)

Dual-In-Line 700 mW Small Outline 500 mW Lead Temperature (Soldering, 10 seconds) 260°C

Lead Temperature (Soldering, 10 seconds)

Operating V_{CC} Range 3V

3V to 15V 18V

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO CN	IOS		•			
V _{IN(1)} Logical "1" Input Voltage	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
	V _{CC} = 10V	80			V	
V _{IN(0)} Logical "0" Input Voltage	V _{CC} = 5V			1.5	٧	
	V _{CC} = 10V			2.0	V	
V _{OUT(1)} Logical "1" Output Voltage	$V_{CC} = 5V$	4.5			V	
	$V_{CC} = 10V$	9.0			V	
V _{OUT(0)} Logical "0" Output Voltage	$V_{CC} = 5V$			0.5	٧	
	V _{CC} = 10V			1.0	V	
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V			1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15V$	-1.0			μΑ
Icc	Supply Current	V _{CC} = 15V		0.05	60	μΑ
CMOS/LPTT	L INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} -1.5			
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.75V 74C, V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V$, $I_D = -360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_D = -360 \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V$, $I_D = 360 \mu A$ 74C, $V_{CC} = 4.75V$, $I_D = 360 \mu A$			0.4	V
OUTPUT DRI	VE (See 54C/74C Family Chara	cteristics Data Sheet)				
I _{SOURCE}	Output Source Current	$V_{CC} = 5V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-1.75			mA
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-8.0			mA
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75			mA
I _{SINK}	Output Sink Current	$V_{CC} = 10V, V_{IN(1)} = 10V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	8.0			mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
C _{IN}	Input Capacitance	Any Input (Note 2)		5.0		pF
t _{pd}	Propagation Delay Time to a Logical "0" t _{pd0} or Logical "1" t _{pd1} from Clock to Q or Q	$V_{CC} = 5V$ $V_{CC} = 10V$		180 70	300 110	ns ns
t _{pd}	Propagation Delay Time to a Logical "0" from Preset or Clear	$V_{CC} = 5V$ $V_{CC} = 10V$		180 70	300 110	ns ns
t _{pd}	Propagation Delay Time to a Logical "1" from Preset or Clear	$V_{CC} = 5V$ $V_{CC} = 10V$		250 100	400 150	ns ns
t _{S0} , t _{S1}	Time Prior to Clock Pulse that Data Must be Present t _{SETUP}	$V_{CC} = 5V$ $V_{CC} = 10V$	100 40	50 20		ns ns
t _{H0} , t _{H1}	Time after Clock Pulse that Data Must be Held	$V_{CC} = 5V$ $V_{CC} = 10V$		-20 -8.0	0 0	ns ns
t _{PW1}	Minimum Clock Pulse Width ($t_{WL} = t_{WH}$)	$V_{CC} = 5V$ $V_{CC} = 10V$		100 40	250 100	ns ns
t _{PW2}	Minimum Preset and Clear Pulse Width	$V_{CC} = 5V$ $V_{CC} = 10V$		100 40	160 70	ns ns
t _r , t _f	Maximum Clock Rise and Fall Time	$V_{CC} = 5V$ $V_{CC} = 10V$	15.0 5.0			μs μs
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5V$ $V_{CC} = 10V$	2.0 5.0	3.5 8.0		MHz MHz

^{*}AC Parameters are guaranteed by DC correlated testing.

 C_{PD}

Power Dissipation Capacitance


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

(Note 3)

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note—AN-90.

Switching Time Waveform




TL/F/5885-3


40

pF

AC Test Circuit INPUT . DATA CLOCK TL/F/5885-4 **Typical Applications** Ripple Counter (Divide by 2ⁿ) CLOCK CLOCK CLOCK DATA DATA TL/F/5885-5 Shift Register DATA DATA CLOCK ā CLOCK CLOCK TL/F/5885-6 **Guaranteed Noise Margin** as a Function of V_{CC} GUARANTEED OUTPUT "1" LEVEL V_{OUT} (1) @ INPUTS = V_{IN} (0) 13.5 74C Compatibility 4.05 3.05 GUARANTEED OUTPUT "0" LEVEL V_{OUT} (0) @ INPUTS = V_{IN} (1) 2.5 1.5 74C74 V_{IN} (0) -1.45 TL/F/5885-7 0.45 4.50V 10V 15V $\nu_{\mathbf{c}\mathbf{c}}$ TL/F/5885-8



Physical Dimensions inches (millimeters) (Continued)



Ceramic Dual-In-Line Package (J)
Order Number MM54C74N or MM74C74N
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408